# VARIABLE TRIGGER VOLTAGE SILICON CONTROLLED RECTIFIER

# TECHNICAL FIELD

The present invention is generally related to devices for protecting circuits against the effects of transient electrical discharges.

# BACKGROUND OF THE INVENTION

It is well known that high-voltage electrical transients when discharged through a silicon device can cause irreparable harm to the device. Transients can occur at anytime in a product's cycles of manufacturing, testing, assembly, field handling and service.

Many electronic devices, such as disk drive components, are acutely susceptible to damage at voltages as low as 10 volts. Many sources of such transients exist, among them are ancillary circuitry inductive effects, poor power quality control, inadequate circuit isolation, circuit board design, lightning strikes and electrostatic discharges (ESD).

The detrimental effect of many of these transients can be minimized through appropriate measures designed to minimize the likelihood of and prevent the occurrence of certain transients in the first place. For example, a well designed circuit board layout will reduce loop areas, have substantial ground planes and locate sensitive electronic components away from potential transient sources (transformers, coils, etc.). As another example, production handling methods can greatly reduce the risk of triboelectric charge build-up and discharge through the device.

However, if not impossible it is extremely improbable that all detrimental transient events can ever be eliminated, particularly with respect to ESD. ESD is a particularly nagging issue requiring constant vigilance against its direct effects on the integrated circuit product at many steps in its handling. It is quite possible that an ESD discharge event during handling might not cause a direct catastrophic failure of a component. Rather, a latent defect may be caused which might not be detected during testing or burn-in but which might later manifest itself in the field.

Oo6 Complimentary metal oxide semiconductor (CMOS) transistor circuits are very susceptible to ESD damage. The combination of very thin gate oxides and short channel lengths makes ESD a particularly acute problem in high density CMOS applications.

opplications includes chip-level designs intended to control the dissipation of charge in the event of such transients. Critical points on an integrated circuit, generally coupled at the contact pads thereof, may be protected by suppression devices such as voltage-clamping diodes or silicon controlled rectifiers (SCR). Due to its high current handling capability, very low turn-on impedance, low power dissipation, and large physical volume for heat dissipation, lateral SCR devices have been recognized in the art as one of the most effective elements in CMOS on-chip ESD protection circuits.

To perform ESD protection, the trigger voltage of an ESD protection circuit must be less than the voltage that can damage the input buffer or output driver. However, SCR trigger

voltages, that is voltages across the anode and cathode of the SCR, are generally too high to protect adequately against ESD without modification. Trigger voltage for an unmodified lateral SCR in sub-micron CMOS devices is in the range of 30 to 50 volts. The typical thickness of gate oxide layers in CMOS fabrication processes employing a resolution of 0.6 to 0.8 microns is about 150-200 angstrom. Considering a dielectric breakdown strength of 10 MV/cm for typical SiO2 material, the gate oxide layers in these sub-micron CMOS devices would be destroyed by a voltage of 15 to 20 volts. Therefore, a lateral SCR with a trigger voltage in the range of 30 to 50 volts must be fitted with other protection components so that it can provide protection for gate oxide layers in the sub-micron CMOS IC devices.

Referring to Figures 1A and 1B, the schematic device structure and device I-V characteristics are shown, respectively, for an unmodified lateral SCR device that provides input ESD protection. The trigger voltage of the LSCR device in the CMOS technology is about approximately equal to approximately 50V. The trigger voltage is measured across the SCR device terminal (pad to reference voltage, in this example ground). The trigger

67,200-537 2001-0244

voltage is, in an unmodified SCR device, the voltage at which conduction across the avalanche junction occurs (avalanche junction breakdown voltage). The avalanche junction in the presently described Figure 1A is labeled by the numeral 7.

Referring to Figures 2A and 2B, the schematic device structure and device I-V characteristics are shown, respectively, for a modified lateral SCR device which provides input ESD protection. The trigger voltage of the SCR in the CMOS technology is about approximately equal to approximately 25V.

Referring to Figures 3A, 3B and 3C, the schematic device structure, device I-V characteristics and circuit diagram are shown, respectively, for a low-voltage-trigger, NMOS-modified lateral SCR device which provides input ESD protection. The trigger voltage of the SCR device in CMOS technology is about approximately equal to approximately 10V.

While each of Figures 2A and 3A represent advances in lowering the trigger voltage of the unmodified SCR structure shown in Figure 1A, a description of the NMOS-modified SCR is

67,200-537 2001-0244

given below for a general understanding of the basic and modified SCR device structures and integration thereof with CMOS structure.

Figure 3A is a cross-sectional view of a typical prior 0013 art CMOS structure protected from ESD pulses by a lateral SCR and NMOS transistor. Shown is a semiconductor wafer 10 with CMOS with pair parasitic, complementary bipolar of transistors forming an SCR, and an additional NMOS device for lowering the trigger voltage of the SCR. In a P-substrate 11 an N-well 12 is formed, and a p-channel transistor with a P+ source 14 and a P+ drain (not shown) is created. An N+ contact region 13 is formed in the lightly doped N-well and together with P+ source 14 connected to pad 19. In lightly doped P-substrate 11 an nchannel transistor with an N+ drain 15, an N+ source 16, and a gate 17 is created. The N+ drain 15 straddles P-substrate 11 and N-well 12. A P+ contact region 18, formed in P-substrate 11, is connected together with N+ source 16 to a reference voltage VSS (ground) 20.

0014 The steps that produce the above CMOS structure also create parasitic bipolar pnp transistor 21 between P+ source 14 (emitter), N-well 12 (base), and P-substrate 11 (collector), and parasitic bipolar npn transistor 22 between N+ source 16 (emitter), P-substrate 11 (base), and N-well 12 (collector). Together, the npn and pnp transistors make up a pair of complementary bipolar transistors, that is to say one npn type transistor and one pnp type transistor. The base of transistor 21 is connected via N-well resistor 23 to N+ contact region 13, and the base of transistor 22 is connected via P-substrate resistor 24 to P+ contact region 18. The base of one transistor is connected to the collector of the other transistor. The interface between the N-well and P-substrate is referred to as avalanche junction. Resistors 23 and 24 are equivalent resistors for the intrinsic resistance of the N-well and P-substrate material. Figure 3C is the equivalent circuit of Figure 3A showing the interconnection of transistor 21 and 22 forming an SCR. NMOS transistor Q1 is shunted across npn transistor 22 providing the trigger for the SCR. ESD voltage pulses are shunted from pad 19 via transistors 21 and 22 to reference voltage VSS (ground) 20.

0015 These advances have reduced the effective SCR trigger by the use of NMOS and PMOS devices as described. NMOS and PMOS devices SO incorporated will have substantial device size in accordance with the source, drain and regions inherent in such devices. This gate issue particularly acute when considering that more and more devices having greater numbers of pin-outs continue to be developed. And, NMOS and PMOS devices so incorporated provide a relatively inflexible trigger voltage adaptations. Furthermore, NMOS and PMOS modified SCR devices have current dissipation limits related to the NMOS and PMOS devices which are substantially less that the current dissipation capacity of the lateral SCR.

### SUMMARY OF THE INVENTION

O016 Therefore, it is one object of the present invention to protect integrated circuits against transient voltage events.

It is a further object of the present invention to provide such protection in-situ or on-chip.

O017 It is a further object of the present invention to provide such protection in accordance with CMOS compatible manufacturability.

It is yet a further of the present invention to provide such protection in a manner that allows for variation of the trigger threshold voltage level at which such protection is effective.

It is yet a further object of the present invention to provide such protection in a space-efficient, CMOS manufacturing compatible design.

O020 It is yet a further object of the present invention to provide such protection adaptable against both positive and negative phase voltage transients.

It is yet a further object of the present invention to provide such protection in a device having higher burn-out current tolerance than prior art NMOS and PMOS auxiliary triggering devices.

0022 accordance with these and other objects advantages, the present invention comprises an on-chip SCR ESD protection device that is characterized by а low trigger threshold voltage effected without the integration of auxiliary triggering device. The structure is a SCR device wherein the triggering mechanism is a reach-through assisted conduction. Reach-through assisted conduction as the term may be used herein is understood to mean SCR triggering caused by, attributed or due to, collector voltage reaching through the base to the emitter in at least one of the pair of bipolar transistors making up the SCR device. Reach-through is understood to be effectuated by expansion of the collector-junction depletion region width across the base an may be influenced by various combinations of device geometries and dimensions, concentrations and gradients, and substrate and dopant selection.

In accordance with one embodiment of the present invention, reach-through assisted conduction is effected by laying out the lateral SCR in an N-well fabrication process such that the base width interposed between the heavily doped P+

region and the P-substrate of the pnp bipolar transistor is sufficiently narrow that reach-through is effected therethrough.

In accordance with another embodiment of the present invention, reach-through assisted conduction is effected by laying out the lateral SCR in an P-well fabrication process such that the base width interposed between the heavily doped N+ region and the N-substrate of the npn bipolar transistor is sufficiently narrow that reach-through is effected therethrough.

In accordance with yet another embodiment of the present invention, reach-through assisted conduction is effected by laying out the lateral SCR in an N-well fabrication process such that the base width interposed between the heavily doped N+ region and the N-well of the npn bipolar transistor is sufficiently narrow that reach-through is effected therethrough.

In accordance with yet another embodiment of the present invention, reach-through assisted conduction is effected by laying out the lateral SCR in an P-well fabrication process such that the base width interposed between the heavily doped P+

region and the P-well of the pnp bipolar transistor is sufficiently narrow that reach-through is effected therethrough.

The various embodiments preferably establish base width laterally within the device layout. However, alternatively, base width may be established at the bottom of the well below the heavily doped region and the substrate in either of the N-well or P-well fabrication embodiments. Additionally, alternative embodiments may be effected in layered devices.

# BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will now be described, by way of example, with reference to the accompanying drawings, in which:

Figures 1A and 1B show the schematic device structure and, device

I-V characteristics, respectively, for a lateral SCR device used as an input ESD protection circuit;

O029 Figures 2A and 2B show the schematic device structure and device I-V characteristics, respectively, for a modified lateral SCR device used as an input ESD protection circuit;

O030 Figures 3A, 3B and 3C show the schematic device structure, device I-V characteristics, and circuit diagram for the low-voltage-trigger lateral SCR device used as an input ESD protection circuit;

O031 Figure 4 is a sectional schematic diagram of an exemplary embodiment of an ESD protection device made in accordance with N-well fabrication techniques;

Figure 5 is a sectional schematic diagram of an exemplary embodiment of an ESD protection device made in accordance with N-well fabrication techniques;

O033 Figure 6 is an exemplary layout view of an ESD protection device in accordance with the present invention;

Figure 7 is an alternative exemplary layout view of an ESD protection device in accordance with the present invention;

O034 Figure 8 is a graph showing exemplary trigger voltages of devices according to the present invention;

Figure 9 is a graph comparing relative device burn-out of an nMOS auxiliary triggering device and an SCR according to the present invention;

O036 Figure 10 is a sectional schematic diagram of an exemplary embodiment of an ESD protection device made in accordance with P-well fabrication techniques;

O037 Figure 11 is a sectional schematic diagram of an exemplary embodiment of an ESD protection device made in accordance with P-well fabrication techniques; and

O038 Figure 12 is a sectional schematic diagram of an exemplary embodiment of an ESD protection device made in accordance with layered fabrication techniques.

# DESCRIPTION OF THE PREFERRED EMBODIMENT

0039 According to the present invention, Figure illustrates one embodiment of a SCR device in accordance with the present invention. The device of Figure 4 is shown configured to pad and reference voltage VSS (ground) predominantly for positive (at pad) protection (though through modifications transient detailed with respect to the layout of Figure 7 may be suitable for negative transient protection by a functionally different The exemplary over-voltage protection device 41 is mechanism). fabricated using a semiconductor substrate 40 comprising lightly doped p-type silicon. N-well 42 is formed in the substrate 40 from lightly doped n-type material. Also formed within substrate 40 is heavily doped N+ region 45. Formed within N-well 42 is heavily doped P+ region 46. In accordance with the structure shown in Figure 4, protection against positive voltage transients is obtained when it is configured with connection of circuit pad to P+ region 46 and connection of N+ region to VSS (ground). Furthermore, heavily doped P+ region 43 may also be fabricated within substrate 40 on the side of N+ region 45 away from the N-  $\!\!\!\!$ P+ region 43, as can most clearly be seen in the layout illustration of Figure 6, is coupled to VSS (ground) and provides

a closed loop guard-ring about the remainder of the over-voltage protection device 41. Heavily doped P+ region 43 also provides for a resistive coupling between the npn base/pnp collector and VSS.

The P+ region 46, N-well 42, P-substrate 40 and N+ region 45 cooperate to form a lateral SCR device with P+ region 46 anode and N+ region 45 cathode. The SCR formed thereby comprises a pair of complementary bipolar transistors as follows. A first transistor of pnp variety is made up of P+ region 46 (emitter), N-well 42 (base) and P-substrate 40 (collector). A second transistor of npn variety is made up of N+ region 45 (emitter), P-substrate 40 (base) and N-well 42 (collector). The interface between the lightly doped n-type N-well and the lightly doped P-substrate is referred to as the avalanche junction. In a lateral device as exemplified in Figures 4-7, 10 and 11 the various regions or layers are said to be laterally adjacent or disposed.

O041 Figure 6 is a layout diagram of one method of laying out over-voltage protection device 41. Pad (not shown) is

connected through vias to P+ region 46. Doped regions of overvoltage protection device 41 may be advantageously formed in Psubstrate 40 using masking and ion implantation techniques which are well known in the art. On the other hand, other doping techniques may be used, such as diffusion from a solid source. Nwell 42 is formed at the same time the N-wells for P type field the integrated effect transistors are formed on containing over-voltage protection device 41. N+ regions 45 are formed at the time N-channel source/drain formation is performed for forming N-channel transistors on the integrated circuit. P+ regions 46 and 43 are formed at the time the source/drain formation is conducted for P channel transistors for the other components of the integrated circuit. Therefore, the embodiment of Figure 4 including the more specific layout of Figure 6 is completely compatible with CMOS fabrication processes.

Figure 7 is an alternate layout diagram of one method of laying out over-voltage protection device similar to that of Figure 6 corresponding to Figure 4. Here, all similar layout features described with respect to Figures 4 and 6 are given a primed designation in Figure 7. Additionally, however, a heavily

doped N+ region 44 is formed within N-well 42' and provides for a resistive coupling between the pnp base/npn collector and pad. This heavily doped N+ region 44 may also be formed at the time N-channel source/drain formation is performed for forming N-channel transistors on the integrated circuit. This resistive coupling and the resistive coupling afforded by heavily doped P+ region 43 allows for reverse current conduction in the event of a negative transient, effectively shunting the reverse biased np emitter junctions of the bipolar transistors. Additionally, these resistive couplings also provide for a degree of reduction in device sensitivity particularly to low-energy discharge events.

To provide a low trigger voltage, and hence protection 0043 against low voltage transients coupled at the pad, certain modifications to the basic SCR structure described may be made Low trigger voltage as used herein alone or in combination. means voltage across the SCR (anode to cathode), the magnitude of which is less than the trigger voltage magnitude across a unmodified SCR effective configured to similarly cause conventional avalanche junction voltage breakdown across the SCR avalanche junction. One such modification is to the dimension d which comprises the lateral separation between the P+ region 46 and the P-substrate 40 generally at or through a side-wall area of the N-well. An alternate modification is to the dimension d2 which comprises the vertical separation between the P+ region 46 and the P-substrate 40 generally at or through the trough area of the N-well. An alternate way of describing the dimensions d or d2 is the effective N-well 46 base width or thickness between the P+ region 46 emitter and the P-substrate 40 collector of the SCR's pnp bipolar transistor. Yet another modification is to the dimension d1 which comprises the lateral separation between the N+ region 45 and the N-well 42. An alternate way of describing the dimension d1 is the effective P-substrate 40 base width or thickness between the N+ region 45 emitter and the N-well 42 collector of the SCR's npn bipolar transistor.

By controlling the dimensions d, d1 and d2 alone or in combination to effect the desired reach-through effect, an SCR having a lower trigger voltage is obtained. For example, control of the dimension d and/or d2 can provide the desired reachthrough effect in the bipolar pnp transistor of the SCR. The doping concentrations of the base region is also a factor which

influences the reach-through characteristics of the device. Similarly, control of the dimension dl can provide the desired reach-through effect in the bipolar npn transistor of the SCR. The thickness and doping concentration of the base region therefore are two main parameters affecting the reach-through characteristics. Control of one or both of the base region thickness and the doping therefore can be used to set the trigger voltage of the device.

With further reference now to Figure 8, a graph showing the current to voltage characteristic between the pad and VSS (ground) for exemplary over-voltage protection device 41 at three different base widths established in accordance with lateral layout base region widths d effecting a reach-through assisted conduction is illustrated. Each curve 81, 83 and 85 represents measured trigger voltage of reach-through assisted conduction SCRs wherein a lateral separation dimension d was fabricated at 0.15 mm, 0.25 mm and 0.35 mm, respectively. Conventional P-type dopant 1E14 to about 1E16 was used in these exemplary devices with concentrations of substantially less than 1E20 atoms/cm³ for heavily doped P+ regions and 1E18 to about 1E19 atoms/cm³ for

lightly doped P-substrate. Conventional N-type dopant 1E14 to 1E16 used in these exemplary devices about was with concentrations of substantially less than 1E20 atoms/cm3 for heavily doped N+ regions and 1E18 to about 1E19 atoms/cm3 for lightly doped N-well. Curve 81 corresponds to a reach-through assisted trigger voltage of substantially 7.7 volts, curve 83 corresponds to a reach-through assisted trigger voltage of substantially 12.5 volts and curve 85 corresponds to a reachthrough assisted trigger voltage of substantially 14.6 volts.

0046 In one example comparison of a merged layout of a CMOS protection device according to an N-MOS assisted device, and a reach-through assisted device according to the invention including guard ring, the N-MOS device has an overall width of 120 mm and the reach-through assisted device has an overall width With reference to Figure 9, a human body model of 60 mm. comparison of an N-MOS assisted device (curve 91) and a reachthrough assisted device according to the invention (curve 95) is As exhibited here, the N-MOS device reaches illustrated. irreversible device burn-out maximum stress current (inflection point 93) at approximately 960 milliamps whereas the reachthrough assisted device reaches irreversible device burn-out maximum stress current (inflection point 95) at approximately 2.55 amperes.

device in accordance with the present invention. The device of Figure 5 is shown configured to pad and reference voltage VDD predominantly for negative transient (at pad) protection. The exemplary over-voltage protection device 51 is fabricated using a semiconductor substrate 50 comprising lightly doped p-type silicon. N-well 52 is formed in the substrate 50. Also formed within substrate 50 is heavily doped N+ region 55. Formed within N-well 52 is heavily doped P+ region 56. In accordance with the structure shown in Figure 5, protection against negative voltage transients is obtained when it is configured with connection of circuit pad to N+ region 55 and connection of N+ region to VDD.

The P+ region 56, N-well 52, P-substrate 50 and N+ region 55 cooperate to form a lateral SCR device with P+ region 56 anode and N+ region 55 cathode. The SCR formed thereby comprises a pair of complementary bipolar transistors as follows.

A first transistor of pnp variety is made up of P+ region 56 (emitter), N-well52 (base) and P-substrate 50 (collector). A second transistor of npn variety is made up of N+ region 55 (emitter), P-substrate 50 (base) and N-well 52 (collector). Dimensions d, d1 and d2 are also illustrated and correspond to the pnp transistor base thickness lateral), npn transistor base thickness and pnp transistor base thickness (vertical), respectively.

Figure 10 illustrates an alternate embodiment of a SCR 0049 The device of device in accordance with the present invention. configured to pad and VSS Figure is shown predominantly for positive transient (at pad) protection. The exemplary over-voltage protection device 101 is fabricated using a semiconductor substrate 100 comprising lightly doped n-type silicon. P-well 102 is formed in the substrate 100. Also formed within substrate 100 is heavily doped P+ region 105. Formed within P-well 102 is heavily doped N+ region 106. In accordance with the structure shown in Figure 10, protection against positive voltage transients is obtained when it is configured with connection of circuit pad to P+ region 105 and connection of N+ region to VSS.

The N+ region 106, P-well 102, N-substrate 100 and N+ 0050 region 105 cooperate to form a lateral SCR device with P+ region 106 anode and P+ region 105 cathode. The SCR formed thereby comprises a pair of complementary bipolar transistors as follows. A first transistor of pnp variety is made up of P+ region 105 (emitter), N-substrate 100 (base) and P-well 102 (collector). A second transistor of npn variety is made up of N+ region 106 (emitter), P-well 102 (base) and N-substrate 100 collector). Dimensions d, d1 and d3 are also illustrated and correspond to the pnp transistor base thickness, npn transistor base thickness npn transistor base thickness (vertical), (lateral) and respectively.

one of a SCR device in accordance with the present invention. The device of Figure 11 is shown configured to pad and VDD dominantly for negative transient (at pad) protection. The exemplary overvoltage protection device 111 is fabricated using a semiconductor

substrate 110 comprising lightly doped n-type silicon. P-well 102 is formed in the substrate 110. Also formed within substrate 110 is heavily doped P+ region 115. Formed within P-well 112 is heavily doped N+ region 116. In accordance with the structure shown in Figure 11, protection against negative voltage transients is obtained when it is configured with connection of circuit pad to N+ region 106 and connection of P+ region to VDD.

The N+ region 116, P-well 112, N-substrate 110 and N+ 0052 region 115 cooperate to form a lateral SCR device with P+ region 115 anode and N+ region 116 cathode. The SCR formed thereby comprises a pair of complementary bipolar transistors as follows. A first transistor of pnp variety is made up of P+ region 115 (emitter), N-substrate 110 (base) and P-well 112 (collector). A second transistor of npn variety is made up of N+ region 116 (emitter), P-well 112 (base) and N-substrate 110 collector). Dimensions d, d1 and d3 are also illustrated and correspond to the pnp transistor base thickness, npn transistor base thickness (lateral) and npn transistor base thickness (vertical), respectively.

Alternative P-type dopants which may be utilized in the 0053 present invention include B/BF2. Alternative N-type dopants which may be utilized in the present invention include P/AS. Heavily doped p-type regions or layers may be satisfactorily doped within the range of substantially 1E20 atoms/cm $^3$  to 1E22 atoms/cm $^3$ . Lightly doped p-type regions or layers may be satisfactorily doped within the range of substantially 1E20 atoms/cm3 to 1E22 atoms/cm3. Heavily doped n-type regions or layers may be satisfactorily doped within the range of substantially 1E19 atoms/cm3 to 1E21 atoms/cm3. Lightly doped n-type regions or may be satisfactorily doped within the range of substantially 1E18 atoms/cm³ to 1E19 atoms/cm³. Base widths may satisfactorily be within the range of substantially 0.0005 mm to 0.05 mm.

An SCR made from layered fabrication techniques is specifically illustrated in Figure 12. Figure 12 is also useful as an alternative schematic for an SCR in general. Here, a heavily doped n-type region or layer N+ is adjacent a lightly doped p-type region or layer P-. The lightly doped p-type region or layer P- is adjacent a lightly doped n-type region or layer -

and intermediate the N+ region or layer and the - region or layer. The lightly doped n-type region or layer - is adjacent a lightly doped p-type region or layer P+ and intermediate the P-region or layer and the P+ region or layer. The P+, - and P-regions or layers make up the pnp transistor of the SCR and comprise the emitter, base and collector thereof, respectively. The N+, P- and - regions or layers make up the npn transistor of the SCR and comprise the emitter, base and collector thereof, respectively. The SCR avalanche junction is at the interface between the - and P+ regions or layers and is labeled by the numeral 127 in Figure 12. In a layered device as exemplified in Figure 12 the various regions or layers are said to be vertically adjacent or disposed.

O055 The invention has been described with respect to certain preferred embodiments intended to be taken by way of example and not by way of limitation. Certain alternative implementations and modifications may be apparent to one exercising ordinary skill in the art. Therefore, the scope of invention as disclosed herein is to be limited only with respect to the appended claims.

67,200-537 2001-0244

The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows.